Abstract: Hybrid energy storage system (HESS) can be adopted in hybrid, plug-in hybrid, and pure electric vehicles (HEV, PHEV, and EV), where a bidirectional DC-DC converter (BDC) is used to connect batteries and ultracapacitors. The efficiency improvement of the BDC is beneficial to increase the efficiency viability of HESS. Due to ZVS, high efficiency can be obtained at heavy load operations while the efficiency is low at light load operations mainly because of the conduction losses of the auxiliary circuits. These losses A control method to improve the efficiency 67 can be reduced by optimising the switching frequency. The relationship of efficiency and switching frequency are presented and discussed. A scaleddown 1 kW BDC prototype is built to verify the feasibility of the efficiency improvement. With the aim of achieving ZVS conditions and variable frequency control, the implementing method is proposed. The simulated results are also presented, which can validate the feasibility of the proposed control method.
Introduction
Hybrid, plug-in hybrid and pure electric vehicles (HEV, PHEV, and EV) are as a good choice for many countries to reduce emissions, reduce oil dependency, increase energy security and protect the environment. The batteries, as an on-board energy storage system, are critical for the performances of the vehicles, such as mileages, accelerating performance, and so on. Due to the low power density of currently available batteries, a Hybrid Energy Storage System (HESS) is developed to mitigate the above-mentioned problems. A HESS is composed of a high-energy density component such as battery and a high-power density component such as ultra-capacitor. There are many topologies of HESS, and BDC is a very significant component in HESS which can transfer energy between the battery, the ultra-capacitor and the motor inverter with any needed direction and magnitude (Lajunen and Suomela, 2012; Zandi et al., 2011; Shuai et al., 2007; Zhang and Jiang, 2012; Bai and Mi, 2012; Marco and Vaughan, 2012; Wang et al., 2013; Bai et al., 2010; Cao and Emadi, 2012) . The efficiency improvement of BDC is critical to reduce the energy losses when transferring power between multiple energy systems, so more energy can be used to drive the vehicles (Bai and Mi, 2008) . This paper mainly focuses on non-isolated BDC used for HESS, which usually utilise a combination of a buck converter and a backwards boost converter. These converters only operate at a buck or boost mode at any given time, so the operating characteristics are the same as those of buck and boost converters. Such converter are typically rated about 10-100 kW for EV and PHEV applications. Due to the limitations of our laboratory, only a scaled-down prototype of 1 KW was built to validate the proposed method. We believe the principle will also apply to real world application at the higher power level.
In order to realise high efficiencies of DC-DC converters, soft-switching technologies are adopted, including Zero-Voltage-Switching (ZVS) and zero-current-switching (ZCS). ZVS is the most common soft-switching technology, where the anti-parallel body diode conducts before the semiconductor switch is turned on.
In many previous papers (Das et al., 2009; Chau et al., 1998; Aamir and Kim, 2011) , adding auxiliary switches, inductors and capacitors is used to achieve ZVS and ZCS conditions, but high voltage and current stresses of power switches are also generated. Zhang et al. (2007) and Ni et al. (2010) adopted interleaved structures to achieve ZVS conditions. Usually, several conventional synchronous DC-DC converters are connected in parallel. However, there are many components like semiconductor switches and inductors, which will result in high cost and complex control schemes. Another important method is to utilise coupled inductor by adding a winding with the main inductor, which can supply another power flow channel to make the inductor current flow through zero (Do, 2011; Zhang and Sen, 2003) . The proposed ZVS non-isolated BDC improved from the coupled inductor topology can be considered as a solution of soft-switching topology of BDC in HESS (Zhang and Sen, 2003) .
Due to soft-switching, the switching losses are approximately equal to zero so the conduction losses are dominant in the overall power losses. However, the recycled power will be also generated in this topology, which is not beneficial for efficiency improvements. Compared with conventional buck and boost converters, higher efficiencies can be obtained at heavy load conditions, but the efficiency at light load conditions is lower because of the additional conduction losses of the auxiliary circuits, which are necessary to achieve ZVS conditions. Therefore, how to improve the efficiency at light load conditions based on soft-switching Bidirectional DC-DC Converters (BDC) is important, but there is a lack of research in this area up to now.
In order to improve efficiencies, the parameter optimisations of the hardware like inductors and capacitors are necessary, but they are usually done for a specific load and will not result in maximum efficiencies at another load condition. Also, the hardware parameters are not able to be adjusted once circuit is in operation. Hence, the only parameter to be optimised for power converters is the switching frequency. As for conventional hard-switching buck or boost converters, there are many studies about improving efficiencies at light load conditions (Arbetter et al., 1995; Gildersleeve et al., 2002; Wang et al., 1997; Yu and Lai, 2008; Pahlevaninezhad et al., 2012) , and some of them are useful for soft-switching converters as well. Usually, variable switching frequency schemes have been utilised at light load conditions in conjunction with Discontinuous Conduction Mode (DCM) to improve efficiencies. In the work of Arbetter et al. (1995) , the synchronous buck converter always operates in the DCM, which is implemented by adjusting the switching frequency. The lower MOSFET is turned off when the inductor current is zero, and the switching losses can be reduced. Operating in DCM at light loads prevents the inductor current from going negative, and there is no recycled energy in the synchronous converter, so the conduction losses will be reduced. Moreover, DCM is with a lower frequency compared to CCM, which is beneficial to improve efficiencies. A larger filter capacitor is needed to smooth the large current ripple. The dynamic and steady-state performances are also impacted because there are oscillations when the inductor current is zero. To solve this problem, Gildersleeve et al. (2002) and Wang et al. (1997) proposed a mode-hopping technique (MH), and the converters operate in synchronous mode at a Continuous Conduction Mode (CCM) at medium to heavy load conditions, and the inductor current remains positive. When the load is light, it will operate at DCM, where the low synchronous rectifier is always off. In the work of Pahlevaninezhad et al. (2012) , the frequency of the modulator is adjusted based on the converter load, and a simple lookup table is adopted to adjust the frequency accordingly. We believe that this topology is very suitable for HESS applications but the efficiency needs further optimisation.
In the soft-switching DC-DC converters, the soft-switching conditions and the variable frequency control should be achieved simultaneously at all load conditions. However, different soft-switching topologies have different constraints for achieving soft-switching conditions, and the optimal switching frequency is also different. It is hard to develop a uniform control method for all soft-switching converters, but for similar soft-switching topologies, a common control method is likely to be derived.
In this paper, based on the proposed BDC, the relationship analyses of efficiencies, switching frequencies and output power are presented and discussed. The measured efficiencies at several fixed switching frequencies are presented to validate the theoretical analyses. It is showing that increasing the switching frequency can improve efficiency at light load conditions. Furthermore, there is a trade-off between switching frequency and soft-switching conditions. Hence an innovative peak-valley control method is proposed to realise the trade-off. Both the peak and valley values of the inductor current are controlled. In buck mode, the valley values are controlled for implementing ZVS conditions while the peak value is controlled for adjusting the output objective (voltage or current). In boost mode, the function is similar but the swapping of peak and valley values is needed. The simulated results of this new method are also given, which can clearly demonstrate the control effects.
Converter topology and efficiency analyses

Introduction to the proposed ZVS converter
The proposed ZVS BDC topology, as shown in Figure 1 , consists of an coupled inductor (L 2 ), the main inductor (L 1 ), a small inductor (L 3 ), two auxiliary MOSFETs (S a1 , S a2 ), two auxiliary diodes (D a1 , D a2 ), as well as two main MOSFETs (S 1 , S 2 ). The main MOSFETs (S 1 , S 2 ) can operate under ZVS conditions at all load conditions while the auxiliary MOSFETs and diodes (S a1 , S a2 , D a1 and D a2 ) work under ZCS conditions. S a1 and S a2 , operating like relays, are used to switch the mode between buck mode and boost mode. S a2 is always off and S a1 is always on in buck mode, and S a1 is always off and S a2 is always on in boost mode. For this converter, the operating principles of the buck mode and the boost mode are similar. The characteristics of the waveforms of i 1 , i 2 and i 3 are similar, and only the directions are opposite. Therefore, it can be considered that the efficiency characteristics of the buck mode and the boost mode are similar, so only the efficiency analyses and experimental verifications in buck mode are presented in this paper. The drawn conclusions are also suitable for boost mode. 
Theoretical analyses
All the following analyses are based on that the converter operates at a steady-state condition. For efficiency analyses, some simplifications and assumptions are also needed. Due to soft-switching abilities, switching losses in this converter are not considered, so the conduction losses are the dominate power losses. The conduction losses are a result of MOSFET parasitic resistances R DS-ON , the inductors DCR (including the traces resistances), and the forward voltage drop of diodes. Also, they are a function of the load current and switching frequency. The simplified equivalent schematic of the proposed converter in buck mode is shown in Figure 2 , where the parasitic resistances of each component such as S 1 , S 2 , R L1 , R L2+Sa1 , R L3 and R C1 are shown, and D 1 is equivalent to an ideal diode and a voltage source (forward voltage) V D1 .
Figure 2
The equivalent schematic of the proposed converter in buck mode (see online version for colours)
The operating in one switching circle is simplified to three modes because the switching processes are neglected for the soft-switching converter while analysing efficiencies. Also, the simplified equivalent circuits of each mode are shown in Figure 3 . 
(a) 
The theoretical waveforms of i L1 , i L2 , i L3 , i S1 , i S2 , i C1 and i load are shown in Figure 4 , where D 1 , D 2 and D 3 are the duty ratios for mode 1, mode 2, and mode 3, respectively; T is the switching period; k ij indicates a different current slope at a different mode; and i denotes the inductor number and j denotes the mode number. Based on these waveforms, the conduction losses for each branch can be calculated, and the total conduction losses and efficiency are also obtained. The detailed calculating procedures are as follows. Zhang and Sen (2003) , the inductor current slopes can be obtained as follows.
where all the inductor currents are only related to the input and output voltages and the inductances. Hence, the load and switching frequency variations will not result in the changes of all the current slopes. * 0 
It can be seen that the duty ratios of each mode only depend on the inductor current slopes, so they are also independent with the load current and switching frequency, i.e. the duty ratios will not change in this converter with fixed inductances, and fixed input and output voltages. 
So, we can get
where I 1 is positive correlation to the load current, and direct correlation to the switching frequency. It is because the two variables are independent of each other, and k 11 , k 12 , D 1 , and D 2 are independent of I load and T. From the waveforms shown in Figure 4 and equation (16) 
Thus, it can be also obtained that I 1 , I 2 I 3 and I 4 , is a first-order linear function of two independent variables such as I load and T. Furthermore, from equations (16)- (18), it can be seen that i L1 consists of a DC part and an AC part, where the DC part is I load , and the AC part is only related to T. Also, the AC part at any load condition is the same while the switching frequency is fixed. Since i L3 is the sum of i S1 (t 0 -t 2 ) and i S2 (t 2 -t 3 ), the AC parts of i S1 and i S2 also remain the same at any load with a fixed switching frequency. Based on equations (20)- (23), we can conclude that the waveforms of i L2 and i C1 with a fixed switching frequency always remain the same, no matter what the load is, including no load.
Power losses of each branch, and total power losses
From the current waveforms, as shown in Figure 4 , we can get the power losses for each branch, such as S 1 , S 2 , L 1 , L 2 and C 1 . To simplify the calculations, the parasitic resistance of L 3 is contained in S 1 and S 2 branches, as shown in Figure 2 . The power losses of L 1 branch are equal to
R , where the rms current I L1_rms can be expressed as below.
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The power losses of S 2 branch are
The power losses of L 2 branch consist of two parts. One is the conduction losses of S a1 and L 2 , and another part is caused by the forward voltage drop of D a1 . The total losses are
The power losses of C 1 branch are expressed as: 2 2 2 2 2 2 8 8 7 7 7 7 6 6 6 6 8 8 _ 1 1 2 3 1 3 3 3
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From the above analyses, it can be seen that the power losses of each branch are a binary quadratic function of load current I load and switching period T (i.e. the reciprocal of the switching frequency f sw ). Thus, the total power losses are also a binary quadratic function of I load and f sw :
5 Efficiency
Based on the analyses above, the efficiency can be obtained:
Substituting equations (27)-(32) into equation (33), the detailed efficiency equation as the function of I load and f sw can be easily derived, but it is not given here because the equation is very long and complicated. The above efficiency equation is based on the assumed condition that ZVS conditions are always obtained at any f sw and I load . However, ZVS conditions are likely to be difficult to be achieved with high I load and f sw in the practical converter. Hence, the efficiency equation is not suitable for the converter without ZVS. The relationship of f sw , I load , and the constraints for ZVS should be discussed, which is given in the next section.
The relationship of f sw , I load , with constraints for ZVS
The ZVS conditions are achieved by charging and discharging the snubber capacitors with the energy stored in L 3 at t 0 , and it must be enough to achieve ZVS conditions. From equation (19), it can be seen that I 4 (negative in buck mode) rises as I load rises, i.e. the energy stored in L 3 will descend. Also, the heaviest load will result in the least stored energy, so the maximum load is the worst situation for ZVS. The following inequality can be used to express the constraints for ZVS.
Substituting equation (19) 
It is also known that ZVS is very critical to obtain high efficiency. Thus, ZVS needs to be guaranteed even if the converter works under a variable frequency, i.e. inequality (35) is a mandatory condition for the variable frequency control in this topology.
Simulation results and discussions
Simulation was first performed to validate the feasibility of the system before experiments were conducted. To be consistent with the laboratory hardware set-up on a scaled-down system, a 1 kW system was chosen. The practical parameters, such as the parasitic resistances, the inductances, the input/output voltages, and so on, are presented in Table 1 . The used MOSFETs, like S 1 , S 2 , and S a1 , are CoolMOS IPW60R041C6, made by Infineon. Diode D a1 is 60EPU02PbF made by Vishay. The magnetic core of L 1 and L 2 is 00K5530E060 and 00K3007E060 is used for L 3 , all produced by Magnetics. Substituting the parameters into equations (27)- (31), the simulated power loss for each branch is shown in Figure 5 . The switching frequency f sw is from 30 kHz to 200 kHz, and the step size is 10 kHz. The direction of frequency increasing is indicated by a black solid arrow in each figure. In Figure 5a and 5b, we can see that the power losses of branches S 1 and L 1 are not optimised obviously as f sw increases, and they are mainly determined by the load current, i.e. the output power. In Figure 5c , when the output power is low, the power losses of branch S 2 are reduced as f sw increases, especially in the low frequency region (30 -70 kHz). In Figure 5d , it can be easily seen that the power loss of branch L 2 remains a constant with a fixed f sw , even if the output power is zero. Moreover, the power losses of branch L 2 , dominated in the light load total power losses, are bad for efficiency improvement at a light load condition. The power losses of this branch, however, are also reduced as f sw increases. In Figure 5e , the power losses of C 1 are also decreased while f sw increases. The feature is similar to that of branch L 2 , but the maximum power losses are very small (less than 0.4 W under a 1 kW output power).
Thus, loss of C 1 can be neglected when analysing efficiencies. In addition, summing the power losses of all branches, the total power losses are obtained as shown in Figure 5f , where the total power losses can be reduced as f sw increases, i.e. the efficiency will be improved if f sw increases. The simulated efficiency curves are shown in Figure 6 . Table 1 The practical parameters of the conveter 
Symbol Values
V h 100 V V l 50 V L 1 80.7 uH L 2 0.78 uH
Optimal efficiency
However, all the above simulated results are based on the assumption that ZVS are always achieved. In fact, from equation (35), there is a different frequency threshold for different output power (Figure 7 ). When f sw is greater than the frequency threshold, ZVS will not be obtained, so the efficiency equations are not suitable. In order to achieve both ZVS conditions and optimal efficiencies, especially at a light load condition, it can be concluded that the converter should operate along the switching frequency threshold, i.e. the converter always operates under the critical ZVS mode. The optimal efficiency curve is also shown with a thick-black line in Figure 6 . 
Experimental results of efficiency
To verify the above analyses, the scaled-down prototype converter will operate with several fixed f sw (50 kHz, 60 kHz, 70 kHz, 80 kHz and 90 kHz), and the efficiency curves are measured, as shown in Figure 8 . It can be seen that 1 The efficiencies within most of the total output power are increased with an increasing f sw .
2 The optimising effect is particularly obvious at a light load and not obvious at a heavy load. When operating at a heavy load, the efficiency will decrease with the increasing f sw because of the failure of soft-switching.
3 The improved effect will become smaller when the frequency becomes higher. When f sw increases from 50 kHz to 60 kHz, the optimising effect on the efficiency is especially obvious. However, the optimising effect becomes very small when f sw increases from 80 kHz to 90 kHz, which is also the reason that we do not present the efficiencies with a much higher f sw . From the simulated efficiency waveforms of Figure 6 , we can see that the efficiencies are increased with an increasing f sw . The improved effect of efficiencies becomes smaller when the load becomes heavier. The improved effect becomes smaller when the switching frequency becomes higher. Hence, based on the analyses, it can be concluded that the experimental efficiency waveforms (Figure 8 ) have validated the feasibility of the simulated efficiency waveforms (Figure 6 ). Moreover, the other theoretical analyses about the efficiency in Sections 2 and 3 are verified.
In addition, the efficiency with a higher frequency will be decreased when the load is high, and it is because ZVS conditions are not achieved. Initially, the proposed converter is designed with f sw at 50 kHz, and ZVS conditions are always achieved at this f sw . However, ZVS conditions, especially the turn-on processes, are likely difficult to achieve when f sw is increasing. For example, when the output power is 710 W, the experimental waveforms of S 1 and i L3 at 60 kHz, 70 kHz and 80 kHz, as shown in Figure 9 , demonstrates the completion effect of ZVS conditions. In Figure 9a , f sw is 60 kHz, and ZVS conditions have already been achieved since i S1 goes negative before S 1 is triggered on. In Figure 9b , f sw is 70 kHz, and ZVS conditions are critical to be achieved because i S1 is zero when V S1 decreases to zero and S 1 is triggered on. In Figure 9c , f sw is 80 kHz, and ZVS conditions are not obtained because V S1 does not decrease to zero when S 1 is triggered on. Although i L3 goes negative before S 1 is triggered on, the stored energy in L 3 is also not enough. So V S1 is just reduced slightly from V h , not to zero. From Figure 9 , it can also be seen that the energy stored in L 3 before S 1 is triggered on will reduce when f sw increases from 60 kHz to 80 kHz. Hence, we can conclude that ZVS conditions are difficult to be achieved as f sw increases. From the above discussion, in order to obtain both high efficiency and ZVS conditions, the converter needs to be controlled by a Variable Frequency Controller (VCF). In general, VCF can be easily implemented by a lookup table. However, when the load condition varies, there is a delay before adjusting the frequency, and then a novel peakvalley current control method is proposed and some simulated results are given to illustrate the validities. Taking the buck mode as an example, the valley value of i L3 is employed to determine whether the ZVS conditions are implemented, and the peak value of i L3 is used to control the output objective (output voltage or current). The simplified diagram of the proposed control method is shown in Figure 10 , where U1 and U2 are two comparators; U1 is used to control the peak value and U2 is used to control the valley value. U3 (a RS flip-flop) is employed to generate the driving pulse. DTC means the dead time control, i.e. on-delays before turn-on of S 1 and S 2 . The two AND gates are used to lock the driving pulse because of some protections. is equal to the critical value for ZVS, the ZVS conditions will be always implemented at any load condition by using the proposed control methods. Hence, the converter will automatically operate along the switching frequency threshold given in Figure 7 . Figure 11 shows dynamic responses of a step-down load. In Figure 11a , it can be seen that the valley value of i L3 remains a constant even if the load resistance increases. We can see that f sw also increases with the step-down load except the dynamic adjusting process. Figure 11b shows the output current. In addition, Figure 12 shows responses of a step-up load. Figure 12a shows that the valley value of i L3 does not change even if the load resistance decreases. It also illustrates that f sw decreases with the step-up load. Hence, we can conclude that the feasibility of the proposed control method is validated. 
In addition, the proposed control method is not only suitable for buck mode, but also for boost mode. Swapping of the threshold inputs of U1 and U2 is needed, and the peak value is employed to determine whether the ZVS conditions are achieved, and the valley value is for controlling the output objective (output voltage or current). Moreover, it is very meaningful that the proposed method can also be used for other ZVS topologies like interleaved structures (Yu and Lai, 2008) , the ZVS principles of which are similar to those of the proposed topology, and the efficiencies of these interleaved structures can be improved by employing the proposed approach.
Conclusion
In this paper, we proposed a control method to implement a variable frequency control of a non-isolated bidirectional soft-switching DC-DC converter for HESS. The detailed theoretical analyses about the power losses of each branch were presented and from the simulated results, the power losses can be reduced by increasing the switching frequency when load power reduces. Based on the 1 kW prototype, the efficiency at several fixed switching frequencies was measured, which verifies the efficiency improvement with the higher switching frequency. However, too high switching frequency will result in the failure of ZVS conditions. The threshold frequencies (also the optimised frequencies) for critically achieving ZVS conditions are also presented. Finally, in order to achieve both ZVS condition and high efficiency at all load conditions, a control method was proposed to implement variable frequency control along the threshold frequency. This control is very simple to be implemented. The simulated results validated the feasibility of this method. The authors believe that this control method is suitable for other ZVS converters to improve efficiency over a large load range.
